Espressif Systems /ESP32-C6-LP /LP_UART /CONF1

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CONF1

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0RXFIFO_FULL_THRHD 0TXFIFO_EMPTY_THRHD 0 (CTS_INV)CTS_INV 0 (DSR_INV)DSR_INV 0 (RTS_INV)RTS_INV 0 (DTR_INV)DTR_INV 0 (SW_DTR)SW_DTR 0 (CLK_EN)CLK_EN

Description

Configuration register 1

Fields

RXFIFO_FULL_THRHD

It will produce rxfifo_full_int interrupt when receiver receives more data than this register value.

TXFIFO_EMPTY_THRHD

It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value.

CTS_INV

Set this bit to inverse the level value of uart cts signal.

DSR_INV

Set this bit to inverse the level value of uart dsr signal.

RTS_INV

Set this bit to inverse the level value of uart rts signal.

DTR_INV

Set this bit to inverse the level value of uart dtr signal.

SW_DTR

This register is used to configure the software dtr signal which is used in software flow control.

CLK_EN

1’h1: Force clock on for register. 1’h0: Support clock only when application writes registers.

Links

() ()