Configuration register 1
RXFIFO_FULL_THRHD | It will produce rxfifo_full_int interrupt when receiver receives more data than this register value. |
TXFIFO_EMPTY_THRHD | It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less than this register value. |
CTS_INV | Set this bit to inverse the level value of uart cts signal. |
DSR_INV | Set this bit to inverse the level value of uart dsr signal. |
RTS_INV | Set this bit to inverse the level value of uart rts signal. |
DTR_INV | Set this bit to inverse the level value of uart dtr signal. |
SW_DTR | This register is used to configure the software dtr signal which is used in software flow control. |
CLK_EN | 1’h1: Force clock on for register. 1’h0: Support clock only when application writes registers. |